aboutsummaryrefslogtreecommitdiff
path: root/MicSim/micsim.py
blob: c4cb6c374558d7f7040199c1a1cc2edd2728c48c (plain)
1
2
3
4
5
6
7
8
9
10
11
#!/usr/bin/python

from components.microprogram import Microprogram
from components.ram import Ram
from components.caretaker import Caretaker

c=Caretaker(5000) 					# Init components (stackLocation)
c["RAM"].loadRamFile("./ram.txt")	# Load Ram from file

mic=Microprogram(c) 			# Create micro program
mic.run(800, 1024) 				# Run the micro program with run(constantPoolLocation,stackLocation)