| Age | Commit message (Collapse) | Author | |
|---|---|---|---|
| 2018-09-01 | Add little endianess, debug memory addressing | Loic GUEGAN | |
| 2018-09-01 | Debug | Loic GUEGAN | |
| 2018-09-01 | Debug MBR register | Loic GUEGAN | |
| 2018-09-01 | Add opcodes | Loic GUEGAN | |
| 2018-08-31 | Clean code | Loic GUEGAN | |
| 2018-08-31 | Clean code and add extras instructions | Loic GUEGAN | |
| 2018-08-31 | Add source code | Loic GUEGAN | |
 |
index : micsim.git | |
| Study Mic-1 architecture through simulation. |
| aboutsummaryrefslogtreecommitdiff |