aboutsummaryrefslogtreecommitdiff
path: root/components/microprogram.py
diff options
context:
space:
mode:
Diffstat (limited to 'components/microprogram.py')
-rw-r--r--components/microprogram.py5
1 files changed, 1 insertions, 4 deletions
diff --git a/components/microprogram.py b/components/microprogram.py
index 8ae9703..869a2ae 100644
--- a/components/microprogram.py
+++ b/components/microprogram.py
@@ -1,9 +1,6 @@
from components.ijvm import ijvm
-# TODO: Switch MAR as 32bits address (multiply its value by for)
-# then same for SP and LV
-
class Microprogram:
def __init__(self,components):
@@ -164,7 +161,7 @@ class Microprogram:
print("-------------- RAM --------------")
self.c["RAM"].dump()
print("------------- Stack -------------")
- self.c["RAM"].dumpRange(self.c["LV"],self.c["SP"])
+ self.c["RAM"].dumpRange(self.c["LV"]*4,self.c["SP"]*4,4) # Convert address to 32bits value
print("----------- Registers -----------")
for key,value in self.c.items():
if key!="RAM":