aboutsummaryrefslogtreecommitdiff
path: root/micsim.py
blob: 7cd14bdbbc8c182c3e1fb1bff84b06b5627c3a2a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
#!/usr/bin/python

from components.microprogram import Microprogram
from components.ram import Ram
from components.caretaker import Caretaker

c=Caretaker() 					# Init components
RAM=Ram(c,5000) 				# Init ram
RAM.loadRamFile("./ram.txt")	# Load Ram from file
c["RAM"]=RAM 					# Add ram to components


mic=Microprogram(c) 			# Create micro program
mic.run() 						# Run the micro program
mic.dump() 						# Dump ram