aboutsummaryrefslogtreecommitdiff
path: root/MicSim/micsim.py
blob: a45311f2ffbfca84c3b8d32b4beac53e89d960a3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
#!/usr/bin/python

from components.microprogram import Microprogram
from components.ram import Ram
from components.caretaker import Caretaker

c=Caretaker() 					# Init components
RAM=Ram(c,5000) 				# Init ram
RAM.loadRamFile("./ram.txt")	# Load Ram from file
c["RAM"]=RAM 					# Add ram to components


mic=Microprogram(c) 			# Create micro program
mic.run() 						# Run the micro program

mic.rd()
print(bin(c["MDR"]))
print(RAM.dump())