aboutsummaryrefslogtreecommitdiff
path: root/src/core/idt.cc
blob: d2b7ccca205195f555bd1afdb45c199a448d2f9d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
#include "idt.hpp"
#include "boucane.hpp"
#include "core/paging.hpp"
#include "libs/string.hpp"


u32 idt[IDT_MAX_ENTRIES][4] __attribute__((aligned(4096)));;
IDT_REGISTER IDTR;
extern u64 INT_DEFAULT,INT_0,INT_14,INT_KBD;

void idt_enable_interrupt(void){
    IDTR.base=((u64)idt);
    IDTR.limit=sizeof(idt);

    IDT_DESCRIPTOR d;
    d.ign=0;
    d.ist=0;
    d.selector=0x08;
    d.options=IDT_OPT_P|IDT_OPT_PRVL_0|IDT_OPT_TYPE_INT;

    // Write idt entries
    for(u16 i=0;i<IDT_MAX_ENTRIES;i++){
        if(i==0){ // Zero-division
            d.offset=(u64)&INT_0;
            idt_write_descriptor(d, i);
        }
        else if(i==14){ // Page fault
            d.offset=(u64)&INT_14;
            idt_write_descriptor(d, i);
        }
        else if(i==60){ // Keyboard
            d.offset=(u64)&INT_KBD;
            idt_write_descriptor(d, i);
        }
        else {
            d.offset=(u64)&INT_DEFAULT;
            idt_write_descriptor(d, i);
        }
    }
   
    // Enable interrupts
    asm(
        "lidt (IDTR)  \n\t"
        "sti          \n\t ");
}

void idt_write_descriptor(IDT_DESCRIPTOR desc, u16 index){
    u32 desc0_31=(desc.selector << 16) | desc.offset&0xFFFF;
    u32 desc32_63=desc.ist | desc.options | (desc.offset&0xFFFF0000);
    u32 desc64_95=desc.offset>>32;
    u32 desc96_127=desc.ign;
    idt[index][0]=desc0_31;
    idt[index][1]=desc32_63;
    idt[index][2]=desc64_95;
    idt[index][3]=desc96_127;
}