aboutsummaryrefslogtreecommitdiff
path: root/MicSim/micsim.py
diff options
context:
space:
mode:
Diffstat (limited to 'MicSim/micsim.py')
-rwxr-xr-xMicSim/micsim.py18
1 files changed, 18 insertions, 0 deletions
diff --git a/MicSim/micsim.py b/MicSim/micsim.py
new file mode 100755
index 0000000..a45311f
--- /dev/null
+++ b/MicSim/micsim.py
@@ -0,0 +1,18 @@
+#!/usr/bin/python
+
+from components.microprogram import Microprogram
+from components.ram import Ram
+from components.caretaker import Caretaker
+
+c=Caretaker() # Init components
+RAM=Ram(c,5000) # Init ram
+RAM.loadRamFile("./ram.txt") # Load Ram from file
+c["RAM"]=RAM # Add ram to components
+
+
+mic=Microprogram(c) # Create micro program
+mic.run() # Run the micro program
+
+mic.rd()
+print(bin(c["MDR"]))
+print(RAM.dump())